Missouri University of Science and Technology

Scholars' Mine
Electrical and Computer Engineering Faculty
Research & Creative Works

Electrical and Computer Engineering

01 Jan 2003

Over-Distention Operation of Cascaded Multilevel Inverters
X. Kou
Keith Corzine
Missouri University of Science and Technology

M. W. Wielebski

Follow this and additional works at: https://scholarsmine.mst.edu/ele_comeng_facwork
Part of the Electrical and Computer Engineering Commons

Recommended Citation
X. Kou et al., "Over-Distention Operation of Cascaded Multilevel Inverters," Proceedings of the IEEE
International Electric Machines and Drives Conference, 2003, Institute of Electrical and Electronics
Engineers (IEEE), Jan 2003.
The definitive version is available at https://doi.org/10.1109/IEMDC.2003.1210655

This Article - Conference proceedings is brought to you for free and open access by Scholars' Mine. It has been
accepted for inclusion in Electrical and Computer Engineering Faculty Research & Creative Works by an authorized
administrator of Scholars' Mine. This work is protected by U. S. Copyright Law. Unauthorized use including
reproduction for redistribution requires the permission of the copyright holder. For more information, please
contact scholarsmine@mst.edu.

Over-Distention Operation of Cascaded Multilevel Inverters
X. Kou, Student Member IEEE, K.A. Corzine, Member IEEE, M.W. Wielebski, Student Member IEEE
Department of Electrical Engineering
University of Wisconsin - Milwaukee
3200 N.Cramer Street
Milwaukee, WI 53211, USA
Absbncf - Established research has shown that cascaded
multilevel inverters can provide mom voltage vectors per
number of active semiconducton compared to typical multilevel
converters. This feature is significant for increasing the drive
performance as well as reducing the drive complexity and losses.
When two inverters are cascaded, the maximum number of
effectivelevels (or maximal distention operation) is the product
of the number of levels of the individual inverters. It is possible
to operate the cascaded inverter beyond maximum distention.
The over-distention operation is desirable since it effectively
increases the number of voltage levels in spite of some missing
switching levels. This paper studies over-distention operation
based on an inverter system where two three-level inverters are
cascaded, which can generate eleven equivalent converting levels
instead of nine levels under maximal distention condition An
advanced modulatiou technique is introduced to handle both the
missing lie-to-ground voltage levels and the balance of dc link
capacitor voltages in over-distention operation. Computer
simulation and experimental validation are presented to verify
the proposed methods.
Keywords: multilevel inverter, multilevel converter, capadtor
balancing, Pulse Width Modulation, voltage vector, space vector.

I. INTRODUIXION
Modem medium-voltage ddac inverter design usually
involves the multilevel concept, which improves power
quality by inserting a certain number of small voltage steps to
the ac side in between the line-to-ground voltages. Diodeclamped multilevel inverters [l], flying capacitor multilevel
inverters [2] and series connected H-bridge multilevel
inverters [3,4] are the three most well known multilevel
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Fig. 1 . The cascaded invenertopology
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inverter topologies. The cascaded multilevel inverter [5,6] as
shown in Fig. 1 is constructed by splitting the ac electrical
machine neutral and connecting each end of each phase coil
to a multilevel inverter which could be made from the above
three topologies. The main advantage of the cascaded
multilevel inverter over other multi-level inverters is that it
offers more voltage vectors per number of power
semiconductor devices. This feature is significant since the
drive performance increases with the number of voltage
vectors while the drive cost, complexity, and conduction
losses increase with increasing power semiconductors.
Cascaded inverters also feature unevenly distributed
semiconductor voltages and switching frequencies between
the two inverters. High-voltage low-frequency devices like
GTOs and Low-voltage high-frequency devices such as
IGBTs can be used in the two cascaded inverters accordingly.
By varying the level of the two cascaded inverters as well as
the dc voltages, an infinite number of voltage vector diagrams
can be obtained. In order to gauge the ability of cascaded
multilevel inverter and make it comparable to the
conventional multilevel inverters, the maximal distention
case has been discussed in 151. This paper will discuss the
over-distention case, which is the operation mode beyond
maximal distention. The over-distention operation is
desirable since it effectively increases the entire voltage
convening levels in spite of some missing levels. However,
in the voltage space vector plot, those missing switching
levels will result in a certain number of missing space
vectors, which will tend to bring in negative influences to
inverter performance. Although the duty-cycle modulation
method introduced in [7] works perfect for the maximal
distention case, it dose not consider the missing phase levels
thus needs to be amended. This paper will present an
advanced modulation technique for the over-distention
operation mode based on a cascaded-313 multilevel inverter,
which commonly provides nine equivalent line-to-ground
converting levels under maximal distention 15,71. The
proposed technique can configure the inverter to work as an
equivalent eleven-level inverter. When the modulation index
is higher than 91.1% of the physical modulation limitations,
the control can bypass the missing vectors with no redundant
states. This will slightly degrade the performance compared
to conventional eleven-level inverter. When the modulation
index is lower than 91.7% the control can configure the
inverter to utilize the redundant space vector of the missing
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switching levels. Although the line-to-ground voltages still
contain missing levels, the phase voltage obtain a
performance as good as the conventional eleven-level
inverter. In addition, the proposed modulation technique can
also be used to balance the capacitor voltages. For clarity, this
paper will fmst review the general topology of the cascaded
multilevel inverters in section 11, followed by the discussion
of the space vector patterns. Then in section III,the advanced
modulation technique for over-distention mode is depicted.
Section IV will take a future step on discussing the capacitor
balancing issue under the over-distention operation mode.
Simulation and experimental results are presented in the
consecutive sections, which verify the proposed method.

n. THE CASCADED MULTlLEVEL INVERTER
A.

General Topologj
In Fig. 1, nI2 indicates the fictitious system neutral
common to inverter 1 and 2. As mentioned before, all of the
three most common multilevel inverter topologies can be
used to construct the cascaded multilevel inverter. In this
paper, however, the diode-clamped multilevel inverter
topology is adopted. Figure 2 shows a cascade-3J3 multilevel
inverter constructed by two diode-clamped inverters. The
phase-to-ground voltage of an n-level multilevel inverter can
be expressed as

Fig. 2.7he cascade-313 diode-clamped
multilevel invener topology

where x represents the phase which can be U, 6 or c, and s,
represents the phase switching states selected by the transistor
gating signals. The line-to-neutral voltages are given by [8]
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When two inverters are cascaded together by splitting the
machine neutral as shown in Fig. 1, the machine phase
voltage can then be represented by following the Kirchoff s
voltage law.
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Fig. 3. Voltage vector plot for the eaaade-3/3 invener
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In terms of the phase-to-ground voltages of the two cascaded
inverters, the machine voltages are given by [4]
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In order to make the cascaded inverters comparable to the
conventional multilevel inverters, it is helpful to defme the
fictitious line-toground voltages as follows:

vb2g) (10)
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B.

Voltage Vector Diagram
The stator voltage vectors achievable from the switching
states of the cascaded multilevel inverters can be plotted by
sansforming the a- b- and c-phase stator voltages to the qand d-axis stationary reference frame. The transformation to
the arbitrary reference frame is given by 181
vis = -(v,cOs(8)
2
3

+ v,cos(8- ?)+

v,cos(8+

e))

vis = 13( ~ , s i n ( 8 ) + v , s i n ( s - ~ ) + v , s i n ( 8 + ~ ) )

(14)
(15)

= 1:4. Figure 3b shows the voltage vector plot of the overdistended cascade-3/3 inverter. Table II lists the equivalent
switching states for the over-distended cascade-313 inverter.
From Fig. 3b, it can be seen that the cascaded-3/3 inverter has
an equivalent eleven-level space vector plot except for some
missing vectors. As it tums out, there are missing switching
state combinations for inner vectors as well, which are not
seen in Fig. 3b. Since redundant state combinations produce
the same vector, these missing vectors can be classified into
non-redundant missing vectors (NRMV) and redundant
missing vectors (RMV). To be clear, it is helpful to define
s,-, s,,,," and rd (redundant degree) as

In the stationary reference frame, 8 is set to zero. By varying
,s =MAX(s,,s,,s,)
(20)
the level of the two cascaded inverters as well as the dc
s,
= MIN(s,, sb.sc )
(21)
voltage, an i n h i t e number of voltage vector diagrams can be
obtained. In order to gauge the ability of cascade-nlln2
rd=nl-(s,
-sm)
(22)
multilevel inverter as shown in Fig. I, and make it
comparable to the conventional n-level multilevel inverter where the MAX function returns the maximum switching
with vdc as the dc input voltage, it is necessary to define the state among the three-phase joint switching states so sa sc and
maximal distention [5] operation of the cascade-nlln2 MIN function returns the minimum. nl represents the number
inverter. The cascade-nl/n2inverter is maximally distended to of the equivalent switching levels or fictitious line-to-ground
he equivalent to a n-level conventional inverter when
levels. For W s , the rd is always equal to 1 and one of the
switching state among s,, sa sc includes the missing level 3 or
'dc = "&I + "dc2
7. For RMVs, rd is greater than 1 and some switching states
among s, sb s, are 3 or 7. The twelve NRMVs are located
'dc2 n2 - 1
-around the outer I m p of Fig. 3b For example, there should be
"del "1 ' n 2 -"2
a vector determined by the joint switching states (0.3.10) in
The resulting number of voltage levels is
the space vector plot of the conventional 1I-level inverter.
However, due to the missing level 3 caused by the overn =nI ' n 2 .
(18)
distention operation, this vector is missing. Since the
redundant degree of NRMVs is I, there is no remedy for
Consider the cascade-3/3 inverter shown in Fig. 2. If the dc
these missing vectors, and this leads to the empty vector spots
voltage ratio is set to vdc2:vdcl= 1:3, it can provide nine
in the outer loop as shown in Fig. 3b. For RMVs, it is easy to
effective line-to-ground voltage levels and is maximally
see from Fig 3c that there are always some redundancies
distended as an equivalent nine-level conventional inverter,
available. For example there should be a vector determined
Figure 3a shows the space vector plot of the cascade-3/3
by the joint switching states (0.3.9) in the space vector plot of
inverter under maximal distention. Table I lists the equivalent
the conventional eleven-level inverter. However, due to the
switching states. Here, s, is the equivalent switching state of
missing switching level 3 caused by the over-distention
the cascaded inverter, sXl is the switching state of the top
operation, (0,3,9) is missing. Since the rd of this joint
inverter, and sa is the switching state of the bottom inverter.
switching state is 2, there is a group of joint redundant
This cascaded-313 inverter is of particular interest since it can
switching state (1,4,IO) available to generate the same space
be constructed out of conventional three-level inverters,
vector, and this state can he regarded as the remedy for the
which have been studied thoroughly in the literature and are
missing vector when performing the space vector modulation.
commercially available from a number of drives
The over-distention operation of the cascade-313 inverter
manufactures. More important. inverter operation beyond
generates two more fictitious line-to-ground converting levels
maximal distention is possible for any cascaded inverter
compared to the nine convening levels under the maximal
where nl and n2 both are greater than or equal to 3. This
distention operation. However, from Table II and Fig 3b, 3c,
operation is desirable since it effectively increases the
it can be seen that the two missing switching levels s, = 3 and
number of levels by nl-l compared to the maximal distention
s, =I show negative influences to the space vector plot. First,
Operation. The dc voltage ratio for a cascaded inverter in
twelve outer voltage vectors are missing and the cascaded
over-dissension operation is represented by [41
inverter cannot work equivalently as a conventional elevenlevel inverter when the commanded voltage is higher than
'dc2 n2 - 1
-(19)
91.7% of the maximum voltage and the performance will be
v ~ , nI .n2 +nI - n 2 - 1
degraded slightly in this scenario. However, the power
Particnlarly, a cascaded-3/3 inverter may result in a pseudo quality will still be better than that of maximal distention
eleven-level inverter by setting the dc voltage ratio to vdc2:vdcl (nine-level) operation. Second, the missing switching levels
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decrease the number of joint switching slate redundancies
thus bringing in difficulties on balancing the dc capacitor
voltages. To minimize the negative influences, special care
needs to be taken when performing the modulation
techniques.

rhe inverter switching states s, may be determined by
10
9

111. MODULATION TECHNIQUES FOR OVER-DISTENTION
MODE
A.

General Description
The final p w s e of the modulation technique is to control
the gating signals so that power semiconductor may switch
odoff as desired. The gating signals are directly related to the
switching states (or levels) 3,. As shown in (I), these
switching states may be computed by normalizing the
commanded hue-to-ground vz8 to v,. P W M switching is
typically accomplished by defining duty-cycles based on the
normalized commanded line-to-ground voltages which may
be expressed as
1

d. =-[I + mcos(8,) -fcos(38,)]
2
1
d --[l+mcos(8, -Q)-:cos(38,)]
b-2
1
d =-[1+ mcos(8, +
-fcos(38,)]
c 2

F)

8
7

m

6
5
4

3
2
I

0
a) modified duty cycle and triangle waveforms

(23)

(24)
(25)

b) switching state

Fig. 4. 1I-level sine-triangle modulation technique for the
over-distentionoperation of cascaded-313 inverter(m<l.05)

TABLE I
EQUIVAENI SWITCHING STATES FOR THE MAXMALLYDISTENDED

10

9
8

m

6
5
4

2
I
'

'

0

TABLEII

a) modified duly cycle and triangle wiveforms

b) switching state

Fig. 5. 11-level sine-triangle modulation technique for the
over-distentionoperation of cascaded-313 invenerb"l.05)
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.rd A

comparing the duty-cycles to multiple triangle waveforms
[9,lO]. Alternatively, some drive systems utilize a digital
signal processor (DSP)implementation in which definition of
the triangle waveform is not necessary 171. These methods
can also be applied to the over-distended cascade-3/3
inverter. However, when cascaded inverters are working in
over-distention mode, some missing switching levels may
occur as being discussed before. Special care needs to be
taken due to the specialty. For simplicity, the multilevel sinetriangular modulation technique will be used in the following
discussion.

.
a
’

..

B. Modulation When m 4 . 0 5
When the modulation index is lower than 91.7% (m< 1.05)
of the physical modulation limitation, the over-distended
cascade-313 inverter is equivalent to an eleven-level inverter.
Even though the fictitious line-to-ground level 3 and 7 do not
exist, from space vector point of view, those missing levels
result in RMVs as shown in Fig 3b and 3c. Therefore, the
eleven-level sine-triangle modulation technique can be
applied directly except that a redundant states selection (RSS)
procedure for RMVs needs to be followed. The discussion for
the RSS of RMVs can be found in section D. Figure 4
demonstrates the eleven-level sine-triangular modulation
technique.

C. Modulation when m>l.OS
When the modulation index is higher than 91.7% (m >
1.05) of the physical modulation limitations, NRMVs will be
encountered. In this scenario, a suitable modulation technique
needs to be able to bypass the NRMVs by jumping to joint
switching states close to the missing ones. However, the
modulation techniques adopted in section B aim in providing
evenly distributed switching levels and thus cannot handle the
jumping requirements from NRMVs. To solve this problem a
fictitious eleven-level sine-triangle modulation technique is
introduced as shown in Fig 5. It can be noticed that the
switching level ranges from 0 to 10, but level 3 and 7 are
avoided by using triangle carriers with double magnitude.

D. Space Vector Control Parrems
It has been discussed in the above sections that two groups
of missing vectors bring in negative influences to the vector
plot as shown in Fig. 3.b and 3.c. The purpose of studying the
voltage space vector pattems of the cascaded-313 inverter
under over-distention operation is to minimize the negative
influence of the missing switching levels. Transferring the
generated s. sb s, into stationary reference frame may
equivalently evaluate the space vectors patterns.

Fig. b. desired space vector panerns for h e
eascade-3/3 convener in over-distention o p r ~ t i o n

The space vector modulation techniques [6,7] tend to utilize
the three closest space vectors to provide the best
performance. Section B and C have discussed the methods of
generating the switching states by avoiding the missing
levels. Reference 171 shows that when the modulation index
is higher than 91.7% of its physical limits, the space vectors
will be operated around the outer loop, nine actual switching
levels (sr ranges from 0-10 but not equals to 3 and 7) will be
generated as described in Section C and the joint switching
states (S. sa sJ will be used directly to generate space vector
control pattern. When the modulation index is less than 1.05,
all eleven switching levels will all be generate first as
described in Section B. and the redundant switching state to
RMVs are expected to be utilized to obtain a vector pattem as
good as the conventional 11-level inverter. Therefore, a
redundant switching state selector (RSS) needs to be added so
as to utilize those redundancies to RMVs. The RSS evaluates
the joint switching states (S. sb sc) and finds a redundant joint
switching state without 3 and 7 involved. For instance, if a
fictitious joint switching state (1,3,9) is generated from the
modulator, the RMV redundancy selector will then use its
redundant state (0,2,8) or (2,4,10) to provide the same space
vector as shown in Fig. 3.c. Figure 6 shows the desired vector
patterns acquired by plugging the generated switching states
into (26-27) with B = 0. It can be seen that the space vector
pattern can always bypass the NRh4Vs and utilize the
redundancies of RMVS.

E. TJte Method of Finding Redundant States
In general, a redundant state may be found for a given
switching state by incrementing or decrementing the states
for all three phases since this results in changing the zerosequence line-to-ground voltage, which does not affect the
load voltages. The boundary states are the joint states with
the highest switching level or the lowest switching level
involved in some certain phases. For instance, if the
converting levels range from 0 to 10, the redundancies of the
joint switching states (2,6,7) can be found by continuously
adding 1 to or subtracting 1 from each states so as to find
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Let Did,, and Dirtr2 denote the current contribution of phase
x to i,,l and ird respectively,

(0,4,5), (l,5,6), (3,7,8), (4,8,9), and (5,9,10), all of which
refer to the same space vector. The boundary states are
(0,4,5)and (5,9,10)in this example.

Dirtx, =

N.CAPACITOR
VOLTAGE
BALANCING
It is often necessary to utilize the redundant switching
states for balancing the voltages on input capacitor banks [I].
As mentioned before, the over-distention operation of the
cascaded inverter yields nl equivalent levels with some
jumping transmissions, which eventually decreases the
number of redundant states compared to the conventional nlevel inverter. Therefore, the capacitor balancing method for
over-distention operation needs to be studied and it is
instructive to use the cascaded-313 inverter as an example.
For each three-level inverter, the dc capacitor bus might be
charged or discharged depending on capacitor voltages and
the direction of the summarized phase currents wherein the
ll tend to bring current influence into
switching state s ~ wil
the capacitor junction. Using the top inverter as example,
, desired case is to choose a
when
is greater than v , , ~ ~the
joint switching state (sal sbls.,) which may yield a positive
ixuml
represented as

i,,,, =&(so

-WO,+ 6(s, -l)ib, +&, -WC,

D i d L 2=

(2F, -1)

s,, = 1

0

s,I =0,2

(32)

(1 - 2 F , ) SA2= 1
0
sx2 =0,2'

(33)

The summarized current direction contributions are then
defined by
Didsm, = D i d o , + Didb, + D i d < ,
= Dirtn2+ D i d b z + D i d c z.

(34)
(35)

11-level equivalent

(28)

where S(x) is the Kronecker delta function which has a
value of 1 when the argument is zero and a value of 0 for
~ 2
is less than ~ ~ 1 the
other augments. Similarly, when
desired case is to choose a joint switching state (sol sbl SJ
that may yield a negative i,,.
When no redundancy is
available to match the desired case, one may try to find a
joint redundant state that has less current contribution to
This can alternatively be explained as to find joint switching
states which have the least "1" switching state involved. The
idea here is that two inverters are cascaded together, so the
capacitor-balancing situation needs to be evaluated
simultaneously. As can be seen from Table 11, the switching
states of the cascaded-313 inverter s, need tn be first mapped
into the switching states ofthe two 3-level inverter sXl and sxz.
In practical implementation,. sensors measure the phase
c m n t s and capacitor voltages. An analog-to-digital
conversion is performed to determine the current direction
flags and capacitor imbalance 111. Let F, denote the current
direction flag, F,, and F$denote the capacitor imbalance of
the two cascaded inverters defined by,

Redundancy Selector

,

Joint switching states
redundancy selector
for balancing capacitors

+

FYIF,,2

.
'bI
.

"C1.2

Vr2-1

I

.sa Sb sc

'cs

vc2-2
. .

... .

'02 '62 'c2
.

w
Fig. 1. Modulation block diagram

~A
Cmnt
(A)
2o0

ldc?

m

10

Power
(kW)

0

1

Fig. 8. Average steady-swte dc c u r " and power
versus modulation index (over-distention operation)
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When
equals 2 means that two phases have positive
currents and one phase has no contribution to iWml
and this
can be the second desired case for FYI =1. Similar analysis
shows that the joint switching states which leads to
=
-3 is the last choice for FUI
= I case but the first choice for the
F,, =O case. A term goodness degree (gd)can then be defined
to evaluate the capacitor voltage-balancing situation.
gd, = ( 2 . F , . ,- l ) . D i r I m m 1 .
gd, = (2. F,, - 1). Dir/-, .

(36)
(37)

When jointly considering the two cascaded inverter,
(38)

gd=gd,+gd,.

For capacitor balancing purposes, the final selection of the
joint redundant switching states ends up with the
determination of the joint switching state that has the highest
goodness degree.

v. ShlULATlON A N D EXPERIMENTAL
VALIDATION
A computer simulation and a laboratory prototype have
been developed for verifying the cascade-313 eleven-level
inverter, where v,, = 625V, vdc, = 156V. and the frequency is
60Hz.Load is an R-L load with R = 15.OR and L = 24.2mH
per-phase. Figure 7 shows the control block diagram for
generating the desired switching state of the over-distended
cascade-313 inverter. It addresses both the missing space
800 1

-501

a). Simulation results.

Rnn 1
V d (v)

0

-800 J

-800

i,, (A)

o
-50
Fig. 9. Eleven-level cascade-313 invener waveform
(m=I .I 3)

'

b). Experiment result$

Fig. IO. Eleven-level cascade-313inverter waveform
(m=0.55)

a). Simulation results.

b). Experiment results

Fig. I I . Eleven-level cascade-313inverter measured space v m t c m
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vector problem and the capacitor-balancing problem.
One thing that needs to be pointed out is that the value of
modulation index influences the dc current provided by the
two cascaded inverters. Figure 8 shows the dc current and
and
power versus modulation index waveforms, where
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6,

i,, denote the average steady state current of the upper and
lower inverter respectively. The powers are defined as
I.

r: = i , , ' ( v , , . , + v L ? )

(39)

p

(40)

2

-'&z'(vCz.,

+V<?LZ)

P=G+P,
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Vln. CONCLUSION
This paper has studied the over-distention operation of
cascaded multilevel inverters. Over-distention operation of
cascaded inverters is desired since it effectively increases the
entire voltage convening levels in spite of some missing
levels. For the over-distention operation of a cascade-313
inverter, a pseudo 11-level inverter can be realized. An
advanced modulation technique for over-distention operation
has been introduced based on the cascade-313 inverter. Three
of the most important features about this modulation
technique are: 1). When the modulation index is lower than
91.7%, it can generate an equivalent space vector pattem as
the conventional 11-level inverter. 2) When the modulation
index is higher than 91.7% of the upper physical limit, it can
generate a slightly degraded 11-level space vector panem,
which still has exceptional power quality. 3). Joint redundant
switching state selection rules based on the goodness degree
principle- introduced herein can successfully solve -the
capacitor voltage balancing problem. Computer simulation
and lab experiments verify the proposed methods.
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